



Upcoming and ongoing labs

This week: Lab 4: Intro to CUDA, Mandelbrot

then

Lab 5: Image filtering.

Shared memory in focus!

Lab 6: Reduction and sorting with OpenCL.




Lecture questions

1) How can you efficiently compute the average of a dataset with CUDA?

2) In what way does bitonic sort fit the GPU better than many other sorting algorithms?

3) What is the reason to use pinned memory?

4) What problem does atomics solve?





Information Coding / Computer Graphics, ISY, LiTH

Reduction

Parallelizing problems of limited parallel nature

Problem seen in Kessler 1.3.1.4 and 1.5.2-1.5.4 Global sum.



Examples of reduction algorithms

Extracting small data from larger

Finding max or min

- Calculating median or average
 - Histograms
 - **Common problems!**




Sequentially trivial

Loop through data

Add/min/max, accumulate results

Fits badly in massive parallelism!







In 2D, typically 4-to-1 per level Pyramid hierarchy


15

68 35

61 52

69 70

47	2	3	57	5	12	7	8
10	20	6	13	14	15	16	17
19	11	21	22	23	68	25	26
38	29	64	31	32	33	35	34
37	28	39	49	53	42	41	52
46	1	48	40	61	51	44	43
55	71	4	58	69	62	50	60
30	65	66	67	24	59	70	56






Tree-based approach


Each level parallel! Can be split onto large numbers of threads

but

the parallelism is reduced for each level, and the results need to be reorganized to a smaller number of threads!










Information Coding / Computer Graphics, ISY, LiTH

Important note: You can not synchronize between blocks!

Why?

Complex hardware Risk for deadlock between blocks that are not simultaneously active

(Picture by Mark Harris, NVidia)







Doubly interesting due to study with many optimizations:


Many possibilities:

- Avoid "if" statements, divergent branches
 - Avoid bank conflicts in shared memory
 - Loop unrolling to avoid loop overhead (classic old-style optimization!)



Huge speed difference reported by Harris

		Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulativ Speedup
	Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
	Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33
	Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68
	Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34
	Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01
	Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16
	Kernel 7: multiple elements per thread	0.268 ms	62.671 GB/s	1.42x	30.04







Alternative: Reduction in many levels, but making sure idle threads are *dense*!

With every other thread idle/finished half the performance.

With every other *warp* idle finished good performance!



ISY, LiTH				
lover				




ISY, LiTH				
et	ter	!		
palescing.				



"if" statements:

Branches can be bad in GPU code!

Why?






Divergent branching in SIMD:

All branches execute all code! Data masked with result of "if".

Warp-level problem!

Can not be avoided within warps if a single thread gets a different result from others. Can be avoided if all threads in warp take same branch





Information Coding / Computer Graphics, ISY, LiTH

Divergent warp	Non-divergen		
if X then 10010110	if X then 11111111		
I and with 10010110			
else I	else		
l and with 01101001	 		
endif	endif 📕		

nt warp

cip



Conclusions:

- Multiple kernel runs for varying problem size
- Multiple kernel runs for synchronizing blocks
- Optimizing matters! Not only shared memory and coalescing!